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Active-Forced-Commutated Bridge Using Hybrid Devices for High Efficiency
Voltage Source Converters
Peng Li, Member, IEEE, Stephen J. Finney, and Derrick Holliday
Abstract—In high-power converters, the on-state characteristics
of semiconductor devices dictate its efficiency performance even
if the optimized topologies are adopted. This letter proposes an
active-forced-commutated (AFC) bridge that employs the hybrid
power devices of thyristor and insulated-gate bipolar transistor
(IGBT) to operate as a voltage source converter or the building
blocks of complex multistage high-voltage high-power converters.
In this scheme, the thyristors are placed in the main power path
that conducts for most of the fundamental period to lower the
on-state losses; while the IGBT-based full-bridge (FB) chain-link
is used for controlled (soft) transition and forced commutation of
the main thyristor bridge, operating in short period. This stepped
transition voltage also leads to minimized dv/dt exerted on the inter-
facing transformer. To coordinate the operation of these two parts,
the FB stack is designed to operate in a concave polygon stepped
transition mode for the ordered turn-on and turn-off of thyristors
according to different categories of commutation events. Detailed
commutation analysis for the AFC-bridge is provided in this letter;
also, high-level discussions and simulation results are presented to
demonstrate its potential technical merits.
Index Terms—Active forced commutation (AFC), controlled
transition, high efficiency, hybrid device, insulated-gate bipolar
transistor (IGBT), thyristor, voltage source converter (VSC).
I. INTRODUCTION
H IGH-CAPACITY high-efficiency voltage source convert-ers (VSCs) are the enabling technology for driving the
realization of generic multiterminal high voltage direct current
(HVdc) transmission networks. VSC-based HVdc can address
the weaknesses of using the conventional line commutated con-
verter (LCC), namely, the commutation failure under weak ac
networks, high reactive power consumption, and limited control
flexibility. Thus, VSC has extended the role of HVdc into ap-
plications requiring flexible terminal voltage control, weak ac
grid compatibility, rapid power flow reversal (without revers-
ing the dc-link voltage polarity as in LCC), and multiterminal
configuration [1], [2].
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VSC topologies for HVdc applications have evolved from the
two-level and monolithic multilevel converters to the modular
multilevel converter (MMC) and its variants. Current MMC
topologies are able to achieve true voltage scalability, system
redundancy, and internal fault management. Also, the use of
multilevel modulation leads to reduced switching losses and
dv/dt exerted on the transformers [3], [4].
Despite the stated benefits of VSC-HVdc, thyristor-based
LCC-HVdc has maintained advantages in terms of capacity
and efficiency; thus, it remains dominant in the large power
evacuation through ultra-HVdc (UHVdc) links. These advan-
tages result from the use of high capacity thyristors with ex-
tremely low on-state losses. For example, the 4.5 kV/1.8 kA
insulated-gate bipolar transistor (IGBT) module T1800GB45A
has a typical forward voltage of 3.7 V, whereas the on-state volt-
age of 4.8 kV/1.77 kA thyristor T1551N48TOH is 1.57∼1.7 V.
Several hybrid configurations of LCC and MMC have been
put forward in attempt to achieve a tradeoff between efficiency
and operational flexibility [5]–[7]. However, the current source
nature of LCC in above solutions requires dc-link voltage re-
versal to change the power flow direction, reducing the com-
patibility with other VSC terminals in multiterminal HVdc
networks.
This letter proposes the active-forced-commutated (AFC)
bridge using hybrid switching devices (thyristor and IGBT) to
operate as a VSC or basic building block of a complex UHVdc
power converters. It employs thyristors to transfer the main
power efficiently, whereas an IGBT-based full-bridge chain-link
(FB-CL) is used to actively control the turn-on and turn-off of
the main thyristor bridge by applying a stepped transition volt-
age with appropriate magnitude and polarity, which offers soft
switching and forced commutation to the thyristors. In this man-
ner, the VSC nature is established for the AFC-bridge; thus, the
active and reactive power control can be decoupled. Compared
to LCC, this solution enables the thyristor operation free of ac
grid strength. Moreover, it offers dc-fault blocking capability
and power flow reversal either with or without changing the
dc-link voltage polarity, which is similar as the FB cell MMC in
terms of functionality but at much lower losses. The AFC-bridge
is expect to unlock the possibility of using VSC in UHVdc link
(±800 kV or beyond) with similar efficiency of LCC. To ensure
proper operation, the FB-CL of the proposed converter works in
a concave polygon stepped transition (CPST) mode; also, it can
act as the backup free-wheeling path during current sampling
mismatch or when the load current level is below the thyristor
latching current. Operation principle and modulation strategy of
the AFC-bridge are provided in the letter.
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
2486 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 32, NO. 4, APRIL 2017
Fig. 1. Proposed AFC-bridge using hybrid power devices.
II. PROPOSED AFC-BRIDGE
A. Operational Principle of the AFC-Bridge
The configuration of the proposed AFC-bridge is depicted
in Fig. 1, where series connected thyristors Q1a and Q2a are
employed as the main power switches with antiparallel thyris-
tor strings Q1b and Q2b as current free-wheeling paths for full
power factor range. The commutation of thyristor bridge is guar-
anteed by the actively controlled FB-CL that provides reversible
voltage to force the thyristors to turn off. This auxiliary FB-CL is
a string of FB modules using the self-commutated IGBT, which
is active only during thyristor commutation. Therefore, its aver-
age power dissipation is low and the associated cooling system
is small, without significant impact on the overall efficiency and
power density.
To ensure the ordered turn-on and turn-off of thyristors, one
thyristor is fired at each instance based on the voltage-level
command and current polarity, and the FB-CL acts as the free-
wheeling path when the load current is below the thyristor
latching current or during any current sampling mismatch. In
Fig. 1, if the AFC-bridge dc-link voltage is Vdc with neutral
point O, the FB-CL should be designed to have internal re-
dundancy that allows the trajectory of its output voltage vFB
to go beyond the envelopes of ±1/2Vdc . When vFB is higher
(lower) than +1/2Vdc (−1/2Vdc), the upper (lower) thyristor
string Q1a (Q2a) can be turned off provided its gate signal
is removed. In another side, the turn-off of antiparallel de-
vices Q1b (Q2b) can be realized when vFB is lower (higher)
than +1/2Vdc (−1/2Vdc). Also, the FB-CL offers stepped tran-
sition and zero voltage switching (ZVS) for the thyristor to
be compatible with the critical dv/dt and di/dt for device safe
operation.
Over the majority of the operation period (thyristor conduc-
tion status), the FB-CL sustains a voltage of±1/2Vdc . To block
this voltage, if VU is the capacitor voltage on each FB unit, NT
of them should be inserted into the FB-CL path; thus, (1) can be
obtained. Also, a group of redundant FB modules are required
in the FB-CL to supply a maximum output voltage larger than
1/2Vdc by VC . Suppose NC FB units are employed to generate
this additional voltage VC as in (2); therefore, the total number
of FB units in the FB-CL N is obtained by (3)
NT · VU = 1/2Vdc (1)
NC · VU = VC (2)
N = NT + NC . (3)
The AFC-bridge achieves dc-fault blocking capability by in-
hibiting the gate signals from both thyristors and IGBTs of the
FB-CL. In this manner, the total FB-CL capacitor voltage can
effectively decay the dc fault current.
B. AFC-Bridge Commutation With FB-CL in CPST Mode
As analyzed previously, when load current iL is positive,
commutation happens between the upper main thyristor (Q1a)
and the lower antiparallel device (Q2b) with other thyristors
being turned off, whereas if iL is negative, Q1b and Q2a will
participate in the voltage-level transition. For symmetry, Fig. 2
interprets the commutation process of the AFC-bridge by as-
suming iL in positive direction. As in Fig. 2, the FB-CL is mod-
ulated in a CPST mode with its voltage and current noted as
vFB and iFB , respectively, which is able to control the voltage
and current waveforms of Q1a and Q2b . The full commuta-
tion process is shown in Fig. 2, where, for clear demonstra-
tion, the transition period is expanded relative to the conduc-
tion state. Detailed explanations for each stage of Fig. 2 are as
follows.
1) [t0 − t1 ]: Initially, both Q1a and Q2b are turned off while
the FB-CL current iFB supplies the load current; thus,
with the current direction definition in Fig. 1, we have
iFB = iL and vTO = vFB .
2) [t1 − t2 ]: With the increase of vFB to+1/2Vdc , the voltage
of Q1a decreases to zero. Then, Q1a is triggered and NC
units of the FB-CL are blocked (with blocking voltage
VC ), making the output current commutate from the FB-
CL to Q1a under ZVS turn-on. In this period, the lower
thyristors Q2a and Q2b sustain the voltage of +Vdc .
3) [t2 − t3 ]: The FB-CL current reduces to zero; and the full
current flows through the thyristor Q1a . This period is used
for main power transfer and the AFC-bridge generates
+1/2Vdc on converter pole T relative to the dc neutral
point O.
4) [t3 − t4 ]: With the voltage-level transition command, the
Q1a gate signal is removed and the FB-CL voltage vFB
increases to 1/2Vdc + VC by its redundant FB modules,
facilitating a negative net voltage of −VC across the Q1a
conduction loop (since Q1b is not triggered), which forces
the Q1a current to decrease. At the same time, iFB rises
in order to support the full load current.
5) [t4 − t5 ]: At t4 , the Q1a current decreases to negative peak
value, establishing the required reverse bias voltage. After
its reverse recovery process, a voltage of−VC on Q1a and
Q1b lasts until t5 with the load current fully transferred to
the FB-CL. Q2a and Q2b block the voltage of Vdc + VC .
6) [t5 − t6 ]: Since Q1a has been forced turned off, the
FB-CL voltage vFB starts to decrease from 1/2Vdc +
VC to − 1/2Vdc in a stepped transition manner, which
offers the soft transitions to the thyristors.
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Fig. 2. Commutation of the AFC-bridge (when load current iL > 0) with
FB-CL operating in CPST mode.
7) [t6 − t7 ]: At t6 , the blocking voltage of Vdc is established
on Q1a and Q1b , whereas the voltage on Q2a and Q2b
becomes zero. With Q2b being triggered and the NC FB
modules being disabled, the output current transits from
the FB-CL to Q2b in ZVS turn-on manner.
Then, Q2b carries the full load current during t7 − t8 and the
similar forced commutation and stepped transition processes are
performed by the FB-CL to execute the voltage-level transition
command. After t10 , the initial state in t0 − t1 starts and the
same processes are repeated for positive iL .
It is noticed that the principle power is transferred through the
low loss thyristors during intervals of t2 − t3 and t7 − t8 that
form the majority of the operation period; also, the switching
losses are minor due to the stepped transition of the FB-CL.
When iL is in negative direction, the symmetrical process of
Fig. 3. Response to the current natural commutation event.
Fig. 2 will apply to the FB-CL Q1b and Q2a . The voltage bal-
ancing of FB-CL submodules can be realized using its redundant
switching states to charge or discharge the selected capacitors
based on the sorting results [8].
C. Current Natural Commutation Event Management
To guarantee the causal, ordered, and reliable operation of the
AFC-bridge, only one thyristor is fired at each instance based
on the voltage-level command and current polarity; and it must
be forced turned off by the FB-CL before the gate signal moves
to next device. During this period, the FB-CL is able to serve as
the free-wheeling path for current sampling mismatch and zero-
crossing current lower than the thyristor latching current. In
order to minimize the free-wheeling time of FB-CL, the current
natural commutation (zero crossing) events should be managed
as in Fig. 3, where two categories of event triggers are responded
by the AFC-bridge as follows.
If current zero crossing is detected during the voltage-level
transitions, the event will be acknowledged directly; and after
the FB-CL is disabled, the proper thyristor for conducting the
reversed current flow will be fired, whereas if the current zero
crossing happens out of the voltage-level transition periods, the
FB-CL is utilized to force the previous thyristor to turn off, then
its antiparallel device will be fired to carry the reversed current.
This regime ensures any previously triggered thyristor must be
turned off by the FB-CL before next thyristor is turned on and the
FB-CL itself provides a free-wheeling path for seamless current
operation. As a result, the ordered and causal commutation of
the AFC-bridge can be facilitated.
D. Converter Dimensioning Guidelines
From Fig. 2, the total charge required for forced turn-off of
the thyristor can be estimated by the integration of the output
current (iL ) over the thyristor negative voltage duration Tc plus
the thyristor recovered charge Qr , which is expressed by (4).
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Fig. 4. AFC-bridge applied in HVdc transmission system: (a) F2F dc–dc
converter; (b) dc–dc AT; (c) dc–ac converter; and (d) MMC arm.
For a given allowable voltage ripple percentage of κ on the FB
capacitors, the FB unit capacitance CU is determined by (5),
where κ should satisfy the inequality of (6) to ensure that the to-
tal capacitor voltage of the FB-CL remains greater than 1/2Vdc .
After the thyristor is turned off, the FB-CL conducts the load
current iL and provides an orderly transition with short dwelling
time Td (Td << TC ) at each voltage step. For a sinusoidal out-
put current iL (t) = Iac cos(ωt− θ) and based on (4)-(5), the
FB unit capacitance can be calculated by (7)
QC =
∫ ti +TC
ti
iL (t)dt + Qr (4)
QC = κ(1/2Vdc+VC) · CU
N
= κVU · CU (5)
κ < Vc/(1/2Vdc+VC) (6)
CU =
1
κVU
[∫ θ/ω+1/2TC
θ/ω−1/2TC
Iac cos(ωt− θ)dt + Qr
]
=
IacTC · sinc(1/2ωTC ) + Qr
κVU
. (7)
The FB-CL branch inductance L determines the diFB/dt dur-
ing the thyristors turn-on and turn-off. It must be sized such that
the maximum permitted current ramp rate ζ of the adopted
thyristors is not exceeded. Also, to ensure reliable turn-off of
the thyristor, the reverse bias time TC should be larger than de-
vice turn-off time Tq ; and the current falling time Tf must be
shorter than TC − Tq . Therefore, the constraints for calculating
L can be summarized as in (8)
iL
TC − Tq ≤
VC
L
≤ ζ. (8)
Fig. 5. Zoomed-in switching waveforms for thyristors in the AFC-bridge: (a)
turn-off and stepped transition of Q1a ; and (b) turn-off and stepped transition
of Q2b .
III. PERFORMANCE EVALUATION AND DISCUSSION
The AFC-bridge is possible to operate as an independent VSC
or the building blocks of many other converters such as the
front-to-front (F2F) dc–dc converter, dc autotransformer (AT),
and MMC (see Fig. 4 [9], [10]).
In dc–dc applications, the AFC-bridge could be operated with
trapezoidal waveform. The FB-CL is used to generate the slope
for soft transition of the main thyristor devices while the ma-
jority of the power is transferred through the thyristors. Due to
the high operational power factors of the AFC-bridge in its dc
transformer configuration, the antiparallel thyristors can be low
current rated.
If the AFC-bridge operates as a dc–ac converter or needs
to supply black-start capability in a dc transformer, the dc-rail
clamping period, zero-voltage-level duration, and voltage-level
transition slope of its ac voltage waveform can be manipulated
to vary the modulation index in full range. In these cases, the
FB-CL may operate longer period for better voltage wave qual-
ity but with limited sacrifice of converter efficiency. The triplen
harmonic injection could be used to further extend the modula-
tion range of the AFC converter [8], [11]. An alternative option
is to use the selective harmonic elimination (SHE). However,
the number of switching angles is limited by the thyristor com-
mutation speed. The tuned filters are required to eliminate low
order harmonics for ac grid connection.
For a generic verification of the AFC-bridge commutation,
SHE with one switching angel per quarter cycle is employed
for a simulation study. The specifications are as follows: dc-link
voltage: 150 kV, FB cell capacitor: 5 mF, FB number: N = 11,
NT = 10, NC = 1, FB-CL inductance: 750 μH, three-phase
power rating: 160 MVA, and ac side peak phase current: 1.5 kA.
The zoomed-in version of the thyristor forced turn-off in the
AFC-bridge is shown in Fig. 5, where the upper main thyris-
tor Q1a and lower antiparallel thyristor Q2b both have forced
commutation and voltage-level stepped transition processes
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Fig. 6. Key waveforms of the AFC-bridge: (a) output voltage and current;
(b) FB capacitor voltage balancing; (c) FB-CL current; and (d) current carried
by thyristor Q1a and Q2a .
offered by the FB-CL as in Fig. 2. It is noticed that, to save sim-
ulation time, the reverse recovery of the thyristor is not modeled
in this case study. Since this process finishes within the forced
turn-off period, it will not influence the presented modulation
scheme.
The key waveforms of the AFC-bridge in fundamental time
scale are summarized in Fig. 6. The output voltage with one
switching angle per quarter cycle and output current with 1.5 kA
peak value are shown by Fig. 6(a). Observe in Fig. 6(b), the
FB module capacitor voltages can be kept balanced by the re-
dundant switching states of the AFC-bridge. According to Fig.
6(c), the FB-CL only conducts during short periods of thyristor
commutation and load current zero crossing; also, by utilizing
the blocking states of the FB-CL, its current decays naturally
and the load current can be smoothly routed into the thyristor.
In this way, the majority of the load current is carried by the
main thyristors Q1a and Q2a alternatively in this high power
factor case as in Fig. 6(d); and their antiparallel devices are ex-
posed to low currents. When power factor decreases, the current
distribution in antiparallel thyristors will increase.
IV. CONCLUSION
This letter has proposed an AFC-bridge with hybrid devices
of thyristors and IGBT for high efficiency HVdc converters.
Instead of having live ac grid voltage as prerequisite for suc-
cessful line commutation of the thyristors in LCC, the AFC-
bridge employs its FB-CL circuit to offer soft transition and
forced commutation to the thyristors. In this manner, their fully
controlled turn-on and turn-off are realized, which allows the
AFC-bridge to operate the thyristors as a VSC with weak ac
grid compatibility under full power factor range and black-start
capability from a given dc-link voltage. Furthermore, by using
the symmetrical thyristors as main power paths, the AFC-bridge
has even lower semiconductor losses than the half-bridge MMC,
but offers equivalent system functionalities as the FB cell MMC.
These functions such as the dc fault blocking, continuous opera-
tion under reduced dc-link voltage as well as bipolar dc-link volt-
age, and bidirectional current capability ensure its coordination
with both VSC and LCC terminals. The proposed AFC-bridge is
highly applicable in HVdc systems such as F2F dc–dc converter
and dc–dc AT; while in its dc–ac scenarios, a group of tuned fil-
ters are necessary to remove the dominant low order harmonics.
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